1/22




FIG._1A add "Memory"




FIG._1B radd "Memory" + "Circuit" +








FIG._3A "DECODER" > "ADDR DEC"





Appln. No.: 09/129,675

Docket No.: SNDK.006USS

Title: Flash EEPROM System with Programming Verification

Inventors: Harari Atty. Tel: (415) 318-1160

Conf. No.: 4949

ANNOTATED SHEET

Filing Date: 8/5/98

Sheet 4 of 7







FIG._ 7 add "MEMORY



7/22



11/22



12/22

